

FIG. 1


200
240
Most programs consume average power far below the maximal thermal power limit
205
Real high power apps
215
Max Power
210
80
70
60
50
40
30
20
10
0
Traces
4%
10%
16%
22%
28%
34%
40%
46%
52%
58%
64%
70%
76%
82%
88%
94%
100%
% Max Power

FIG 2

300


310
PLL
332
315
328
clk
330
331
305
Frequency Reduction Circuit
312
enabling control logic
313
counter
F(dT/dt, T)
306
307
308
309
311
335
thermal sensor
308
(FFRL_EN)
local clocks distribution
Performance Demanding Level (PDL)

FIG. 3



Figure 4

500

FFRL_EN	dT/dt	Thermal temperature	Current logic state	Prev. logic state
0 (not near maximal thermal limit)	Not Care	Not Care	Power down	Power down
0 (not near maximal thermal limit)	Not Care	Not Care	Power down	Wait
0 (not near maximal thermal limit)	Not Care	Not Care	Power down	Active
1 (near maximal thermal limit)	<0.2 (slow rate)	<max. temperature - δt	Power down	Power down
1 (near maximal thermal limit)	>0.2 (slow rate)	<max. temperature - δt	Wait	Power down
1 (near maximal thermal limit)	<0.2 (slow rate)	<max. temperature - δt	Power down	Wait
1 (near maximal thermal limit)	>0.2 (slow rate)	<max. temperature - δt	Wait	Wait
1 (near maximal thermal limit)	Not Care	>max. temperature - δt	Active	Power down
1 (near maximal thermal limit)	Not Care	>max. temperature - δt	Active	Wait
1 (near maximal thermal limit)	Not Care	>max. temperature - δt	Active	Active

FIG 5.

Logic States Diagram of Fast Frequency Reduction Logic (FFRL)



FFRL_EN: Fast frequency reduction logic enable signal; Threshold: logic state transite threshold; dT/dt: temperature changing rate; T: thermal temperature; f(dT/dt, T): function of dT/dt and T

Figure 6